

# Three-Dimensional Silicon MMIC's Operating up to *K*-Band

Kenjiro Nishikawa, *Associate Member, IEEE*, Ichihiko Toyoda, *Member, IEEE*,  
Kenji Kamogawa, *Member, IEEE*, and Tsuneo Tokumitsu, *Member, IEEE*

**Abstract**— This paper presents three-dimensional (3-D) Si monolithic microwave integrated circuit (MMIC) technology and Si MMIC operation up to *K*-band using this technology, and describes *X*- and *K*-band mixers with design details and measurements. The 3-D Si MMIC technology isolates passive circuits from the low-resistivity Si substrate. The evaluations use Si bipolar transistors with an emitter size of  $0.3\ \mu\text{m} \times 13.4\ \mu\text{m}$   $\times 9$  and  $f_{\text{max}}$  of 30 GHz. The mixers are base and collector LO injection types. The mixers, fabricated in an area of  $0.76\ \text{mm} \times 0.54\ \text{mm}$  for the *X*-band mixers and in  $0.46\ \text{mm} \times 0.42\ \text{mm}$  for the *K*-band mixers, exhibit a frequency conversion loss of 5–12 dB from 3.5 to 10 GHz and from 10 to 25 GHz. This technology is extremely effective for single-chip integration of receivers and transmitters and also for mixed-mode MMIC's up to *K*-band frequencies.

**Index Terms**—Bipolar transistor, masterslice, mixer, MMIC's, multilayer, silicon, three-dimensional structure.

## I. INTRODUCTION

WIRELESS communication systems such as mobile, satellite, and wireless local area networks (LAN's), will require high-frequency operation and low fabrication cost to support truly effective multimedia services. This will require advances in the equipment used in these systems. Silicon-based microwave integrated circuits (IC's) are suitable for these applications because they have a low fabrication cost due to the use of the digital IC process and because they can achieve highly integrated multifunctional IC's such as analog–digital mixed IC's. Conventional Si microwave monolithic integrated circuits (MMIC's) [1]–[4] which consist of circuits elements such as differential pair transistors, Gilbert cells, or on-chip inductors that combine them, can not achieve *X*-band operation frequencies, even if high-performance Si devices are used. The low resistivity of the silicon wafer obstructs the reactive impedance matching design needed for higher frequency operation. To overcome the above problems, several approaches have been reported to suppress the transmission loss, such as by using a high-resistivity ( $>1\ \text{k}\Omega\cdot\text{cm}$ ) Si substrate [5]–[7], thick dielectric film as an insulator [8], [9], stacked multilevel conductors [10], the silicon-on-insulator (SOI) technology [11], [12], or employing

a coplanar structure on the Si substrate [5]–[7], [13]. However, these methodologies neither offer sufficient performance in the *K*-band, nor do they offer a compact circuit area for highly integrated MMIC's, even though the MMIC's employ state-of-the-art high-performance transistors.

Three-dimensional (3-D) masterslice MMIC technology [14]–[17] is very effective in solving the above problems. The remarkable advantages of this technology are:

- 1) miniature and accurate distributed-line-type passive circuits can be constructed over a ground metal on the surface of an Si wafer;
- 2) ground metal separates the Si wafer from the passive circuit components;
- 3) *Q* factor of the thin-film transmission lines is as high as 17 at 20 GHz; and
- 4) structure is compatible with gate-array-type fabrication.

This paper presents 3-D masterslice Si MMIC's for *K*-band operation. First, the 3-D masterslice MMIC structure, which is compatible with gate-array-type fabrication and its features, are described. Second, *X*- and *K*-band mixers, which are among the most important RF circuits, are designed and demonstrated. These mixers operate at low supply voltages because mixing is based on collector current nonlinearity. Third, the measured and predicted performance levels of 3-D Si MMIC amplifiers are evaluated. Finally, additional discussions will address the single-chip integration of receivers, transmitters, transceivers, and for mixed-mode Si MMIC's for *K*-band operation.

## II. 3-D MASTERSLICE Si MMIC STRUCTURE

### A. Structure

Fig. 1 shows the basic structure of the 3-D masterslice Si MMIC. Transistors, resistors, lower metals (first-level metals) for metal-insulator-metal (MIM) capacitors, the passivation layer, and second-level metals (*GND1*, shown in Fig. 1) are formed on an Si substrate using the standard Si IC process. The first- and second-level metals are aluminum. The 3-D passive structure, consisting of four layers of  $2.5\text{-}\mu\text{m}$ -thick polyimide film and four layers of  $1\text{-}\mu\text{m}$ -thick gold conductor metal (top-level metal is  $2\text{-}\mu\text{m}$ -thick) is formed on the top-level metal using the Si IC process. Pads to connect bonding wires or for on-wafer measurements are formed on the top-level metal of the 3-D structure. This position offers greatly

Manuscript received September 24, 1997; revised January 7, 1998.

K. Nishikawa, K. Kamogawa, and T. Tokumitsu are with NTT Wireless Systems Laboratories, Yokosuka-shi, Kanagawa, 239-0847 Japan.

I. Toyoda is with NTT Electronics Corporation Kanagawa, 239-0847 Japan (e-mail: nisikawa@mhoun.wslab.ntt.co.jp).

Publisher Item Identifier S 0018-9480(98)03387-0.




Fig. 1. Basic structure of 3-D masterslice Si MMIC.




Fig. 2. Master array on Si substrate.

reduced parasitic capacitance. This is because the polyimide has low permittivity. The 3-D structure is fabricated by folded-metal interconnection technology (FMIT) with thick insulator [16]. The fabricated polyimide thickness is within 2% standard deviation over the 3-in-diameter wafer [15], and a high level of reliability of the 3-D structure was guaranteed by temperature-cycle tests and bias stress tests given in [18]. The 3-D structure fabrication process allows a connection between the 3-D passive circuits and the rugged surface wafer due to the use of polyimide films. This results in a wide range of applications such as CMOS, BiCMOS, high electron-mobility transistor (HEMT), and heterojunction bipolar transistor (HBT) devices. Isolation of the passive circuits from the conductive property of the Si substrate is achieved by covering the substrate with *GND1*, resulting in low-loss passive circuits. This means that the reactive matching method, which compensates the parasitic capacitance of the transistors, can be used, which allows Si MMIC's on standard Si wafers to achieve *K*-band operation.

Fig. 2 shows an example of a master array on a 2.3 mm  $\times$  2.3 mm Si substrate. Twelve array units, each containing transistors, resistors, and the lower metal of MIM capacitors, are placed on a wafer to form the master array. On-wafer elements not selected in a design are covered with *GND1* and the passive circuits are formed on top of *GND1*. The masterslice MMIC technology is the same as that used with GaAs substrate [14], [15] and realizes the gate-array-type fabrication in the microwave field. This technology achieves a high integration level and effectively reduces the development turnaround time (TAT), resulting in low fabrication cost.





Fig. 3. Comparison between the calculated attenuation of TFMS lines and CPW's.

### B. Characteristics of Transmission Lines

Fig. 3 compares the line losses between the thin-film microstrip (TFMS) lines on the 3-D structure and the coplanar waveguide (CPW) on an Si or GaAs substrate. These results were calculated by the full-wave finite-element method (FEM). The thickness of each transmission line is based on the use of practical fabrication processes. In the *K*-band, losses of the 50- $\Omega$  TFMS lines are 50% lower than that of a 50- $\Omega$  CPW with a 2.4- $\mu$ m-thick insulator on a Si substrate with a resistivity of 30  $\Omega \cdot \text{cm}$ , fabricated using the Si IC process, and are competitive with those of CPW on GaAs substrate. These results also show that the *Q* factors of the CPW's on an Si substrate and the TFMS line with a 10- $\mu$ m-thick substrate are less than 7 and more than 17 in the *K*-band, respectively. The *Q* factors of the TFMS lines are sufficiently high to permit a reactive matching design in the *K*-band. This figure indicates that the 3-D masterslice MMIC technology promises millimeter-wave operation of Si-based MMIC's.


## III. X- AND K-BAND MIXER

### A. Device Characteristics


A 0.5- $\mu$ m Si bipolar transistor process [19] and 3-D masterslice MMIC technology were used for mixer implementation. Transistor size was nine 0.3  $\mu\text{m} \times$  13.4  $\mu\text{m}$  emitters and its current capacity (36 mA) was comparable to that of a 200- $\mu\text{m}$  gatewidth GaAs MESFET with 0.3- $\mu\text{m}$  gate length. The measured  $f_T$  and  $f_{\text{max}}$  were 24 GHz and 30 GHz at  $V_c = 1$  V, respectively. These values are lower than those of small emitter transistors for digital IC's because of the multiemitter configuration. Other key parameters are shown in Table I, and the *I*-*V* characteristics of the used transistor are shown in Fig. 4(a) and (b). This figure shows the existence

TABLE I  
DEVICE PARAMETERS OF  $9 \times 0.3 \mu\text{m} \times 13.4 \mu\text{m}$   
EMITTER SI BIPOLAR TRANSISTOR. @  $V_{ce} = 1 \text{ V}$

Emitter area	$0.3 \mu\text{m} \times 13.4 \mu\text{m} \times 9$
$r_b$	$5.56 \Omega$
$C_{je0}$	279 fF
$C_{jco}$	279 fF
$C_{jso}$	273 fF
$f_T, f_{\text{max}}$	24, 30 GHz
$h_{FE}$	55
$BV_{CEO}(I_c=10\text{mA})$	3.6 V
$BV_{CBO}$	9 V



(a)





(b)

Fig. 4.  $I$ - $V$  characteristics of  $9 \times 0.3 \mu\text{m} \times 13.4 \mu\text{m}$  emitter Si bipolar transistor. (a)  $I_C$ - $V_{CE}$  characteristics. (b)  $I_C$ - $V_{BE}$  characteristics.


of nonlinearity regions such as a pinchoff region, which support mixing operation, and shows that mixers based on the nonlinearity of transistor parameters operate at very low supply voltages.

### B. X-Band Mixer

Mixers were fabricated as common-emitter transistors and reactive matching circuits. A single-transistor active-mixer configuration is selected, and mixing is done by the nonlinearity of the collector current. This means an IF signal is mainly generated by the nonlinearity of the transconductance and the collector-emitter conductance. This mixer configuration also offers a lower supply voltage operation than the Gilbert-cell-type mixer configuration.



(a)



(b)

Fig. 5. Fabricated X-band mixer. (a) Equivalent circuit. (b) Microphotograph.




Fig. 6. Measured conversion loss of X-band mixer.

Fig. 5(a) shows the equivalent circuit of an X-band mixer. This mixer offers both base and collector LO injection operation. The generated IF signal emerges from the collector side. Matching circuits constructed with TFMS lines and triplate lines were optimized for RF and LO frequencies, respectively. In addition, the matching circuits are stacked above and below the middle ground plane, which reduces circuit size. Collector bias is supplied via the IF output port with an external bias-T. Fig. 5(b) shows a microphotograph of the X-band mixer. The mixer was fabricated on a master array. The matching circuits are formed in a meander or spiral formation around the transistor, resulting in an area of just  $0.76 \text{ mm} \times 0.54 \text{ mm}$ . This size is small enough to achieve a single-chip highly integrated MMIC. Fig. 6 shows the conversion loss of the mixer. The black and gray lines plot the conversion loss of the collector and the base LO injection operation, respectively. The conversion loss of collector LO injection operation is  $8 \text{ dB} \pm 3 \text{ dB}$  from 3.5 to 10 GHz, where the LO and RF




Fig. 7. Distortion performance of *X*-band mixer. (a) Measured IM3 performance at 10 GHz. (b) Measured input IP3 performance.

powers are 0 dBm and  $-20$  dBm, respectively. IF frequency is 140 MHz. The collector voltage and base voltage are 0.6 and 0.77 V, respectively, and the power consumption is 1.1 mW. The conversion loss of the base LO injection operation is  $-10$  dB  $\pm 1.5$  dB from 3.5 to 10 GHz under the same signal conditions as the collector LO injection operation. Collector and base voltages are 0.6 and 0.81 V, respectively, and the power consumption is 3.4 mW. This mixer operates over a very wide-band frequency with low-power-supply voltage and low-power consumption. Fig. 7(a) shows the distortion performance levels of both types of mixer operation. The black circles plot collector LO injection operation and the white circles plot base LO injection operation, where the LO power is 5 dBm and the LO frequency is 10 GHz. When the RF power is  $-10$  dBm, third-order intermodulation (IM3) distortion ratios of the collector and base LO injection operations are 32 and 42 dB, respectively. The input third-order intercept points (IP3) are shown in Fig. 7(b). Input IP3 with base LO injection operation is higher than that with collector LO injection operation and greater than 15 dBm over a very wide-band frequency from 3.5 to 15 GHz. The demonstrated mixers achieve both very wide-band frequency operation and high values of input IP3 despite their very low-power consumption and low-power supply. The differences between them are caused by the collector-emitter conductance and become smaller as the frequency increases.

### C. *K*-Band Mixer

Fig. 8(a) shows the equivalent circuit of a *K*-band mixer. The mixer configuration is nearly the same as that of the




Fig. 8. Fabricated *K*-band mixer. (a) Equivalent circuit. (b) Microphotograph.




Fig. 9. Measured conversion loss of *K*-band mixer.

previously presented *X*-band mixer. The base-side matching circuit uses triplate TFMS lines because the input impedance of the base is very low. The collector-side matching circuit comprises TFMS lines with a  $5\text{-}\mu\text{m}$ -thick substrate. The simple matching circuits are possible because of the low-input impedance of the transistor, whose value changes only slightly over the frequency range of 10–30 GHz, resulting in the broadband performance of the mixer. The matching circuits are stacked above and below the middle ground plane, which ensures compactness. Base bias is supplied via a resistor, and collector bias is supplied via an external bias-T from the IF output port. Fig. 8(b) shows a microphotograph of the *K*-band mixer. The transmission lines are formed in a meander-like formation, resulting in an area of just  $0.46\text{ mm} \times 0.42\text{ mm}$ . The conversion losses are shown in Fig. 9. The conversion losses are  $8\text{ dB} \pm 1\text{ dB}$  from 16.5 to 23 GHz on both types of operation ( $8.5\text{ dB} \pm 3.5\text{ dB}$  with collector LO injection operation and  $10\text{ dB} \pm 2\text{ dB}$  with base LO injection operation from 10 to 30 GHz), where the LO and RF power are 5 dBm and  $-20$  dBm, respectively. The IF frequency is 140 MHz




Fig. 10. Distortion performance of *K*-band mixer. (a) Measured IM3 performance at 20 GHz. (b) Measured input IP3 performance.

TABLE II  
COMPARISON BETWEEN FABRICATED 3-D Si MMIC *K*-BAND MIXER AND GaAs MESFET MMIC *K*-BAND MIXER

Device	0.5 $\mu$ m Si bipolar		0.3 $\mu$ m GaAs MESFET	
	Base	Collector	Drain	Gate
Gain (dB)	-8.5	-7.7	-3.0	-8.5
IP3 (dBm)	12	9	5.6	12.5
Power consumption (mW)	6.99	6.58	0	0
Transistor size( $\mu$ m)	0.3 x 13.4 x 9		0.3 x 200	
Area (mm <sup>2</sup> )	0.46 x 0.42		1.1 x 1.2	
LO power (dBm)	5		10	
Structure	3-D MMIC		Uniplanar MMIC	
	This work		[20]	

and  $V_c$  and  $V_b$  are 0.3 V and 1.6 V, respectively. The power consumption for both is less than 7 mW. This mixer achieves very wide-band frequency operation despite its simple circuit design and very compact circuit area. Fig. 10(a) shows the distortion performance levels of both types of mixer operation. The black circles plot collector LO injection operation and the white circles plot base LO injection operation; the LO power is 5 dBm and LO frequency is 20 GHz. The IM3 distortion ratios with collector and base LO injection operation are 38 and 42 dB, respectively, when the RF power is -10 dBm. The input IP3's are shown in Fig. 10(b). The IP3 with base LO injection operation is higher than that with collector LO injection operation, approximately 13 dBm over the very wide-band frequency from 15 to 25 GHz. Table II compares the




Fig. 11. State-of-the-art supply voltage of Si MMIC mixer up to the 1-GHz frequency range. 1: Gilbert cell [20]. 2: Gilbert cell, on-chip inductor [3]. 3: Gilbert cell [21]. 4: Current folded mixer [22]. 5: Cascode, on-chip inductor [12]. 6: Gilbert cell [23]. 8: Gilbert cell, passive balun [24]. 9: Gilbert cell [25]. 10: Gilbert cell [26]. 11: Differential pair [27].

performance levels of this fabricated *K*-band mixer to those of a published uniplanar GaAs MESFET mixer MMIC [20] with 200- $\mu$ m gatewidth. The GaAs MESFET mixer uses the drain LO injection operation and the resistive mixer operation (gate LO injection) with no drain supply voltage, resulting in no power consumption. The gain and the IP3 performance levels of the fabricated Si mixer for the base LO injection operation are comparable to those of the GaAs MESFET resistive mixer. The linearity of the collector LO injection Si bipolar mixer is better than that of the drain LO injection GaAs MESFET mixer. These comparisons indicate that the performance levels of the 3-D MMIC Si bipolar mixer are competitive to those of the GaAs MESFET mixer in the *K*-band.

#### D. State-of-the-Art Mixer Supply Voltage

Fig. 11 shows a supply voltage comparison between recently reported Si MMIC mixers in the microwave frequency range and the mixer introduced in this paper. The reported mixers use Si bipolar, CMOS, or BiCMOS technologies, and are primarily designed on the Gilbert-cell mixer configuration. In this figure, white circles, triangles, and rectangles show Si bipolar, CMOS, and BiCMOS mixers, respectively. The black circles show the *X*- and *K*-band fabrication mixers of this paper. The conventional mixers have relatively high supply voltages of around 2 V because the Gilbert-cell mixer configuration uses two or three transistors connected in series. The presented mixers easily achieve the very low supply voltages of around 0.8 V (*X*-band mixer) and 1.6 V (*K*-band mixer). The *K*-band mixer should achieve under 1-V operation if the voltage is supplied without a resistor. In addition, the 3-D MMIC technology shows promise in achieving compact balanced or double-balanced mixers, constructed as unit mixers and very compact 3-D MMIC hybrids, without increasing the supply voltage.

### IV. APPLICATION TO HIGHLY INTEGRATED AND MIXED-MODE MMICs

#### A. Amplifier

The amplifier is also an important circuit for highly integrated multifunction MMIC's. We demonstrate the operation




Fig. 12. Measured performance of 3-D Si MMIC amplifiers. (a) *X*-band amplifier. (b) *K*-band amplifier.

of *X*- and *K*-band amplifiers employing cascode-connected Si bipolar transistors [15], [17]. The same transistor as used in the presented mixers is employed. The cascode configuration achieves a higher maximum available gain than the single common-emitter transistor, Darlington-pair, or differential-pair configurations, resulting in operation in a higher frequency range. The matching circuits of the *X*-band amplifier comprise TFMS lines with 5- $\mu$ m-thick substrate and triplate lines, which are stacked to reduce the circuit area. The matching circuits of the *K*-band amplifier comprise TFMS lines with a 10- $\mu$ m-thick substrate to achieve low transmission loss. The circuit areas of the *X*- and *K*-band amplifiers are 0.33 mm<sup>2</sup> and 0.3 mm<sup>2</sup>, respectively. Fig. 12 shows the measured performance levels of the amplifiers. The *X*-band amplifier achieves a gain of 8.5 dB  $\pm$  1 dB, return losses of less than -7 dB over a frequency range of 6–12.5 GHz. The noise figure is 6.1 dB at 10 GHz. The *K*-band amplifier achieves a gain of 8 dB  $\pm$  1 dB, return losses of less than -5 dB over a frequency range of 16–18 GHz. The noise figure is 10 dB at 17 GHz. The supply voltage of both amplifiers is the collector voltage of 4 V. These performance levels are almost the same as those of amplifiers fabricated using GaAs MESFET's. The noise figure will be improved by using low noise matching. Fig. 13 compares conventional Si MMIC amplifiers and fabricated and anticipated 3-D Si MMIC amplifiers. The conventional Si MMIC amplifiers operating in the *X*-band, shown in Fig. 13, comprise the Darlington pair configuration and use transistors with  $f_{\max} = 38$  GHz. The fabricated 3-D Si MMIC amplifiers achieve *K*-band operation and more than 20-dB gain for three-stage amplification. The black bar shows the simulation result




Fig. 13. Operation frequency comparison between 3-D Si MMIC amplifiers and Darlington-pair-based conventional Si MMIC amplifiers.





Fig. 14. Microphotograph of 3-D highly integrated mixed-mode Si MMIC chip. This chip comprises a receiver and a 1/8 frequency divider in an area of 3.8 mm  $\times$  2.8 mm.

by using high-performance Si bipolar transistor with an  $f_{\max}$  of more than 70 GHz [29]. These results indicate that 3-D Si MMIC amplifiers can operate in the *K*-band frequency range with the use of standard Si bipolar transistors and have the potential to operate in the millimeter-wave frequency range by using recently developed high-performance Si devices.

### B. Application to Highly Integrated ICs

The above results prove that 3-D Si MMIC's can operate in the *K*-band frequency range even if they use the same transistors as used in digital IC's. Fig. 14 shows a microphotograph

of a highly integrated mixed-mode IC for demonstration. This chip comprises a receiver and a 1/8 frequency divider in a chip size of  $3.8 \text{ mm} \times 2.8 \text{ mm}$ . The receiver comprises a three-stage RF amplifier, an LO amplifier and an image-rejection mixer constructed with two mixers, a Wilkinson divider and a multilayer broadside coupler, a voltage-control oscillator with an LO amplifier, and a hybrid for LO signal branch. The frequency divider is designed with an input buffer, three toggle flip-flops (T-FF's), and an output buffer. The master array and the core circuit of the frequency divider are fabricated by the Si IC process. The receiver and port connections of the frequency divider are fabricated by the 3-D MMIC process. This example shows that the 3-D Si MMIC process can effectively combine analog and digital IC's in a MMIC chip. In addition, this technology has the potential for allowing the application-specific integration circuit (ASIC) design method to be applied to MMIC's.

## V. CONCLUSION

3-D Si masterslice MMIC technology allows Si MMIC's to achieve *K*-band operation, and the performance levels of the resulting 3-D Si MMIC's are competitive with those of GaAs MESFET MMIC's. *X*- and *K*-band mixers and amplifiers were demonstrated. The 3-D Si MMIC's have the potential to operate in the millimeter-wave frequency range if high-performance Si devices are used. In addition, this technology is extremely effective for analog-digital mixed IC's up to the *K*-band.

## ACKNOWLEDGMENT

The authors would like to thank M. Tanaka for his valuable suggestions and encouragement during the course of this research. Thanks are also due to Dr. K. Yamasaki, Dr. M. Hirano, K. Onodera, and C. Yamaguchi for their fruitful suggestions and discussions on the highly reliable 3-D Si MMIC process and its rule.

## REFERENCES

- [1] M. Madihan, E. Bak, H. Yoshida, H. Hirabayashi, K. Imai, Y. Kinoshita, T. Yamazaki, and L. Desclos, "A 2-V, 1–10 GHz BiCMOS transceiver chip for multimode wireless communications networks," *IEEE J. Solid-State Circuits*, vol. 32, pp. 521–525, Apr. 1997.
- [2] T. Okamura, C. Kurioka, Y. Kuraishi, O. Tsuzuki, T. Senba, M. Ushirozawa, and M. Fujimaru, "10-GHz Si bipolar amplifier and mixer IC's for coherent optical systems," *IEEE J. Solid-State Circuits*, vol. 27, pp. 1775–1779, Dec. 1992.
- [3] S. P. Voinescu and M. C. Maliepaard, "5.8 GHz and 12.6 GHz Si bipolar MMIC's," in *IEEE Int. Solid-State Circuits Conf. Dig.*, San Francisco, CA, Feb. 1997, pp. 372–373.
- [4] J. R. Long, M. A. Copeland, S. J. Kovacic, D. S. Malhi, and D. L. Hareme, "RF analog and digital circuits in SiGe technology," in *IEEE Int. Solid-State Circuits Conf. Dig.*, San Francisco, CA, Feb. 1996, pp. 82–83.
- [5] A. C. Reyes, S. M. El-Ghazaly, S. J. Dorn, M. Dydyk, D. K. Schrodar, and H. Patterson, "Coplanar waveguides and microwave inductors on Silicon substrates," *IEEE Trans. Microwave Theory Tech.*, vol. 43, pp. 2016–2022, Sept. 1995.
- [6] C. Rheinfelder, K. Stroh, F. Beißwanger, J. Gerdes, F. J. Schmückle, J.-F. Luy, and W. Heinrich, "26 GHz coplanar SiGe MMIC's," in *IEEE Microwave Millimeter-Wave Monolithic Circuits Symp. Dig.*, San Francisco, CA, June 1996, pp. 205–208.
- [7] G. Ponchak, A. N. Downey, and L. P. B. Katehi, "High frequency interconnects on Silicon substrate," in *IEEE RF IC Symp. Dig.*, Denver, CO, June 1997, pp. 101–104.
- [8] M. Case, S. A. Maas, L. Larson, D. Rensch, D. Hareme, and B. Meyerson, "An *X*-band monolithic active mixer in SiGe HBT technology," in *IEEE Int. MTT-S Dig.*, San Francisco, CA, June 1996, pp. 655–658.
- [9] L. Larson, M. Case, S. Rosenbaum, D. Rensch, P. MacDonald, M. Matloubian, M. Chen, D. Hareme, J. Malinowski, B. Meyerson, M. Gilbert, and S. Maas, "Si/SiGe HBT technology for low-cost monolithic microwave integrated circuits," in *Int. Solid-State Circuits Conf. Dig.*, San Francisco, CA, Feb. 1996, pp. 80–81.
- [10] J. N. Burghartz, M. Soyuer, and K. A. Jenkins, "Microwave inductors and capacitors in standard multilevel interconnect Silicon technology," *IEEE Trans. Microwave Theory Tech.*, vol. 44, pp. 100–104, Jan. 1996.
- [11] R. A. Johnson, C. E. Chang, P. M. Asbeck, M. E. Wood, G. A. Garcia, and I. Lagnado, "Comparison of microwave inductors fabricated on Silicon-on-sapphire and bulk Silicon," *IEEE Microwave Guided Wave Lett.*, vol. 6, pp. 323–325, Sept. 1996.
- [12] R. Lowther, A. Begley, G. Bajor, A. Rivoli, and W. R. Eisenstadt, "Substrate parasitics and dual-resistivity substrates," *IEEE Trans. Microwave Theory Tech.*, vol. 44, pp. 1170–1174, July 1996.
- [13] N. Suematsu, M. Ono, S. Kubo, Y. Iyama, and O. Ishida, "L-band internally matched Si MMIC front-end," *IEEE Trans. Microwave Theory Tech.*, vol. 44, pp. 2375–2378, Dec. 1996.
- [14] T. Tokumitsu, K. Nishikawa, K. Kamogawa, I. Toyoda, and M. Aikawa, "Three-dimensional MMIC technology for multifunction integration and its possible application to masterslice MMIC," in *IEEE Microwave Millimeter-Wave Monolithic Symp. Dig.*, San Francisco, CA, June 1996, pp. 85–88.
- [15] T. Tokumitsu, M. Hirano, K. Yamasaki, C. Yamaguchi, and M. Aikawa, "Highly integrated 3-D MMIC technology being applied to novel masterslice GaAs- and Si-MMIC's," in *Proc. IEEE GaAs IC Symp.*, Orlando, FL, Oct. 1996, pp. 151–154.
- [16] M. Hirano, K. Nishikawa, I. Toyoda, S. Aoyama, S. Sugitani, and K. Yamasaki, "Three-dimensional passive circuit technology for ultra-compact MMIC's," *IEEE Trans. Microwave Theory Tech.*, vol. 43, pp. 2845–2850, Dec. 1995.
- [17] I. Toyoda, K. Nishikawa, T. Tokumitsu, K. Kamogawa, C. Yamaguchi, M. Hirano, and M. Aikawa, "Three-dimensional masterslice MMIC on Si substrate," in *IEEE RF IC Symp. Dig.*, Denver, CO, June 1997, pp. 113–116.
- [18] H. Sugahara, M. Kimizuka, Y. Fukai, M. Hirano, and F. Hyuga, "Reliability study on three-dimensional Au/WSiN interconnections for Ultra-compact MMIC's," in *ESREF'97*, Bordeaux, France, 1997, pp. 1659–1662.
- [19] C. Yamaguchi, Y. Kobayashi, M. Miyake, K. Ishii, and H. Ichino, "0.5  $\mu\text{m}$  bipolar technology using a new base formation method: SST1C," in *Proc. IEEE Bipolar Circuits Tech. Meeting.*, Minneapolis St. Paul, Sept. 1993, pp. 63–66.
- [20] T. Nakagawa and T. Hirota, "Low intermodulation *K*-band resistive FET mixer MMIC" (in Japanese), vol. C-75, in *Proc. IEICE Fall Conf.*, Sendai, Japan, Sept. 1994.
- [21] J. Wholey, I. Kipnis, and C. Snapp, "Silicon bipolar double balanced active mixer MMIC's for RF and microwave applications up to 6 GHz," in *IEEE MTT-S Int. Microwave Symp. Dig.*, Long Beach, CA, June 1989, pp. 281–285.
- [22] J. M. Moniz and B. Maoz, "Improving the dynamic range of Si MMIC Gilbert cell mixers for homodyne receivers," in *IEEE Microwave Millimeter-Wave Monolithic Symp. Dig.*, San Diego, CA, June 1994, pp. 103–106.
- [23] T. Tsukahara, M. Ishikawa, and M. Muraguchi, "A 2 V 2 GHz Si-bipolar direct-conversion quadrature modulator," in *IEEE Int. Solid-State Circuits Conf. Dig.*, San Francisco, CA, Feb. 1994, pp. 40–41.
- [24] M. Madihan, K. Imai, H. Yoshida, Y. Kinoshita, and T. Yamazaki, "L-C-band low-voltage BiCMOS MMIC's for dual-mode cellular-LAN applications," *IEEE Trans. Microwave Theory Tech.*, vol. 44, pp. 2025–2031, Nov. 1996.
- [25] J. R. Long and M. A. Copeland, "A 1.9 GHz low-voltage Silicon bipolar receiver front-end for wireless personal communications systems," *IEEE J. Solid-State Circuits*, vol. 30, pp. 1438–1448, Dec. 1995.
- [26] J. C. Rudell, J. Ou, T. B. Cho, G. Chein, F. Brianti, J. A. Weldon, and P. R. Gray, "A 1.9 GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone applications," in *IEEE Int. Solid-State Circuits Conf. Dig.*, San Francisco, CA, Feb. 1997, pp. 304–305.
- [27] A. Rofougaran, J. Chang, M. Rofougaran, and A. A. Abidi, "A 1 GHz CMOS RF front-END IC for a direct-conversion wireless receiver," *IEEE J. Solid-State Circuits*, vol. 31, pp. 880–889, July 1996.

- [28] P. R. Kinget and M. Steyaert, "A 1-GHz CMOS up-conversion mixer," *IEEE J. Solid-State Circuits*, vol. 32, pp. 370–376, Mar. 1997.
- [29] M. Ugajin, J. Kodate, Y. Kobayashi, S. Konaka, and T. Sakai, "Very-high  $f_T$  and  $f_{max}$  silicon bipolar transistors using ultra-high-performance super self-aligned process technology for low-energy and ultra-high-speed LSI's," in *Proc. IEEE Int. Electron Device Meeting*, Washington, DC, 1995, pp. 735–738.
- [30] I. Toyoda, T. Tokumitsu, and M. Aikawa, "Highly integrated three-dimensional MMIC single-chip receiver and transmitter," *IEEE Trans. Microwave Theory Tech.*, vol. 44, pp. 2340–2346, Dec. 1997.



**Kenjiro Nishikawa** (A'93) was born in Nara, Japan, on September 18, 1965. He received the B.E. and M.E. degrees in welding engineering from Osaka University, Suita, Japan, in 1989 and 1991, respectively.

In 1991, he joined the NTT Radio Communication Systems Laboratories (now NTT Wireless Systems Laboratories), Yokosuka, Japan. He has been engaged in research and development of 3-D and uniplanar MMIC's on Si and GaAs, and their application.

Mr. Nishikawa is a member of the Institute of Electronics, Information and Communication Engineers (IEICE), Japan. He received the 1996 Young Engineer Award presented by the IEICE.



**Ichihiko Toyoda** (M'91) was born in Osaka, Japan, 1962. He received the B.E., M.E. and Dr. Eng. degrees in communication engineering from Osaka University, Osaka, Japan, in 1985, 1987 and 1990, respectively.

In 1990, he joined NTT Radio Communication Systems Laboratories, Kanagawa, Japan, where he was engaged in developmental research based on electromagnetic analysis for 3-D and uniplanar MMIC's. From 1994 to 1996, he was with NTT Electronics Technology Corporation, Kanagawa, Japan, where he was engaged in development of wireless communication equipment and MMIC's. From 1996 to 1997, he was with NTT Wireless Systems Laboratories, Kanagawa, Japan, where he did research and development of highly integrated multifunctional MMIC's, high-frequency Si MMIC's, and MMIC design software based on the 3-D masterslice MMIC technology. He is currently with NTT Electronics Corporation, Kanagawa, Japan. His current interests are 3-D and uniplanar MMIC's and their applications. He was guest editor of the *International Journal of Microwave and Millimeter-Wave Computer-Aided Engineering*, Special Issue on 3-D Components and Active Circuits (1998) and has served on the Technical Program Committees of the 1998 Asia-Pacific Microwave Conference.

Dr. Toyoda is a member of the Institute of Electronics, Information and Communication Engineers (IEICE), Japan. He received the 1993 Young Engineer Award presented by the IEICE, and the Japan Microwave Prize presented at the 1994 Asia-Pacific Microwave Conference, Tokyo, Japan.



**Kenji Kamogawa** (M'93) was born in Ehime, Japan, in 1967. He received the B.E. and M.E. degrees in electrical engineering from University of Osaka Prefecture, Osaka, Japan, in 1990 and 1992, respectively.

In 1992, he joined NTT Radio Communication Systems Laboratories, Yokosuka, Japan. He is currently a Research Engineer at NTT Wireless Systems Laboratories, Kanagawa, Japan. He has been engaged in research on GaAs MMIC's and their expansions to antenna-MMIC integration and 3-D MMIC's.

Mr. Kamogawa is a member of the Institute of Electronics, Information and Communication Engineering (IEICE), Japan.



**Tsuneo Tokumitsu** (M'88) was born in Hiroshima, Japan, in 1952. He received the B.S. and M.S. degrees in electronics engineering from Hiroshima University, Hiroshima, Japan, in 1974 and 1976, respectively.

In 1976, he joined the Yokosuka Electrical Communication Laboratories, Nippon Telegraph and Telephone Public Corporation (NTT), Yokosuka, Japan. He had been involved in developmental research on microwave and millimeter-wave GaAs FET circuits and GaAs MMIC's for space

applications. In September 1986, he joined ATR Optical and Radio Communications Research Laboratories, Osaka (now, Kyoto), Japan, on leave from NTT. At ATR, his primary interests were in achieving FET-sized wide-band circuit function modules (LUFET's), 3-D (or multilayer) MMIC's, and active inductors for highly integrated MMIC's. In February 1990, he joined NTT Radio Communication System Laboratories, Yokosuka, Japan. Upon accomplishing high-linearity MMIC T/R modules for 16-QAM digital radio trunk transmission systems in early 1993, he has been engaged in developmental research on novel MMIC technology, including 3-D and advanced uniplanar MMIC's. He is currently with NTT Wireless Systems Laboratories, Yokosuka, Japan. He has authored or co-authored approximately 50 journal and international conference papers.

Mr. Tokumitsu is a member of the Institute of Electronics, Information and Communication Engineering (IEICE), Japan. He was the recipient of the 1991 IEEE MTT Society Microwave Prize and the 1994 Ichimura Technology-Meritorious Achievement Prize presented by the New Technology Development Foundation. Since 1995, he has served on the IEEE Microwave and Millimeter-Wave Monolithic Circuits Symposium (now RFIC Symposium).